

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS P.O. BO. 1940 Victoriana, Virginia 22313-1450 Vol. uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/629,866	07/30/2003	Jae-Jun Lee	SEC.1058	7366
20987	7590 04/14/2006		EXAMINER	
VOLENTINE FRANCOS, & WHITT PLLC			KIM, DANIEL Y	
ONE FREEDOM SQUARE 11951 FREEDOM DRIVE SUITE 1260		ART UNIT	PAPER NUMBER	
RESTON, VA	A 20190		2185	
			DATE MAII ED: 04/14/2004	4

DATE MIAILED: 04/14/2000

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)		
Office Action Summary		10/629,866	LEE ET AL.		
		Examiner	Art Unit		
		Daniel Kim	2185		
Period fo	- The MAILING DATE of this communication a r Reply	ppears on the cover sheet with the c	orrespondence address		
THE N - Exten after S - If the - If NO - Failur Any re	DRTENED STATUTORY PERIOD FOR REF MAILING DATE OF THIS COMMUNICATION sions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a r period for reply is specified above, the maximum statutory perion e to reply within the set or extended period for reply will, by state eply received by the Office later than three months after the main digital patent term adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no event, however, may a reply be tin eply within the statutory minimum of thirty (30) day od will apply and will expire SIX (6) MONTHS from tute, cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).		
Status			•		
1)🖂	Responsive to communication(s) filed on 18	January 2006.	·		
•	•	his action is non-final.			
3)□	· <del></del>				
Dispositi	on of Claims				
5)□ 6)⊠ 7)□	Claim(s) 1-11 is/are pending in the application  4a) Of the above claim(s) is/are withd  Claim(s) is/are allowed.  Claim(s) 1-11 is/are rejected.  Claim(s) is/are objected to.  Claim(s) are subject to restriction and	rawn from consideration.			
Application	on Papers	,			
10) 🖾 -	The specification is objected to by the Examing (s) filed on 18 January 2006 is/a Applicant may not request that any objection to the Replacement drawing sheet (s) including the corrupt oath or declaration is objected to by the	re: a)⊠ accepted or b) objected or b) objected the drawing(s) be held in abeyance. See ection is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).		
Priority u	nder 35 U.S.C. § 119				
a)[	Acknowledgment is made of a claim for forei  All b) Some * c) None of:  1. Certified copies of the priority docume  2. Certified copies of the priority docume  3. Copies of the certified copies of the priority docume  application from the International Bure  ee the attached detailed Office action for a line	ents have been received. ents have been received in Application of the control of	ion No. <u>2002-0045914</u> . ed in this National Stage		
	e of References Cited (PTO-892)	4)			
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date  5) Notice of Informal Patent Application (PTO-152) Paper No(s)/Mail Date					

### **DETAILED ACTION**

## Response to Amendment

- 1. This Office Action is in response to applicant's communication filed January 18, 2006 in response to the PTO Office Action mailed October 18, 2005. The applicant's remarks and amendments to the claims and/or the specification were considered with the results that follow.
- 2. In response to the last Office Action, claims 1-6 have been amended, and no other claims have been canceled or added. Claims 1-11 remain pending in this application.
- 3. The objections to the specification, specifically in paragraphs [0009] and [0010], have been withdrawn due to the amendment filed January 18, 2006.

The objections to claims 1-6 have been withdrawn due to the amendment filed January 18, 2006.

## Response to Arguments

4. Applicant's arguments with respect to claims 1-11 have been considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 103

Application/Control Number: 10/629,866 Page 3

Art Unit: 2185

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claim 1 is rejected under 35 U.S.C. 103(a) as being unpatentable over Abe (US PGPub No. 20020142660), Leddige et al (US Patent No. 6144576) and Dixon et al (US Patent No. 6081862).

For claim 1, Abe discloses a memory system comprising:

at least one single in-line memory module (SIMM) including at least one memory device and a signal transmission line connected between the memory device and a connection terminal (a plurality of sockets into which a plurality of electronic parts are inserted, a coupling element which connects the sockets together, par. 0007; a connector which includes a plurality of terminals provided in a plurality of holes, wherein the electronic parts are inserted to the holes, a plurality of pins are provided and a wiring network via which the terminals and the pins are connected, par. 0008; note that the electronic parts may include different types of memory modules such as a Dual-Inline Memory Module, par. 0020); and

at least one dual in-line memory module (DIMM) including at least two memory devices and a signal transmission line connected between the two memory devices and a connection terminal (par. 0007-0008, 0020).

Application/Control Number: 10/629,866

Art Unit: 2185

For claim 1, Abe does not expressly disclose a longer length of the at least one SIMM signal transmission line than that of the at least one DIMM.

Leddige et al (hereafter referred to as Leddige) discloses that the length of a signal line determines the electrical delay and capacitance (and equivalently, load) on the signal line. It is to be noted that for one of ordinary skill in the art, it is common knowledge that differences in electrical delay and capacitance between signal lines may adversely affect the performance of devices connected to the signal lines that operate at high speeds, that SIMM configurations require relatively long wires, and that with DIMMS, long transmission lines may present timing problems.

Abe and Leddige are analogous art in that they are in the same field of endeavor, that is, memory systems for high speed, stable transmission of signals between devices. It would have been obvious to a person of ordinary skill in the art at the time of the invention to allow a SIMM to have a longer length of transmission line than the DIMM, since this is one method of compensating for timing problems as a result of differing delay times and loads between these memory devices (col. 1 lines 66-7 col. 2 lines 1-4), as taught by Dixon.

7. Claims 2 and 4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Abe (US PGPub No. 20020142660), Leddige et al (US Patent No. 6144576), Dixon et al (US Patent No. 6081862), and Doblar et al (US PGPub No. 20030043613).

For claim 2, the combined teachings of Abe, Leddige and Dixon disclose the invention as per rejection of claim 1 above.

Art Unit: 2185

These teachings do not expressly disclose that the load of the at least one memory device of the at least one SIMM is less than the load of the at least one DIMM.

Doblar, however, discloses that the total load on a signal driver includes the sum of the chip inputs connected to the line (par. 0006), and that SIMMs have opposing contact pads are connected together (i.e. shorted), and thus carry the same signal, while at least some of the opposing contact pads on DIMMs are not connected, thus allowing different signals to be carried (par. 0005).

Abe, Leddige, Dixon and Doblar are analogous art in that they are in the same field of endeavor, that is, improvement upon signal transmission in memory systems. It would have been obvious to a person of ordinary skill in the art at the time of the invention that the load of memory devices of a SIMM are less than the load of memory devices on a DIMM because a DIMM has a greater sum of contact pads, or equivalently, chip inputs, which result in a greater load (par. 0005-0006), as taught by Doblar.

Claim 4 is rejected using the same rationale as for the rejection of claim 1 above. As for a memory controller, Leddige further discloses a bridge memory controller, which directs data signals between the processor, the memory, and other components in the computer system, and bridges the data signals between the CPU bus, the memory, and a first I/O bus (col. 2, lines 46-51).

8. Claims 3 and 5-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Abe (US PGPub No. 20020142660), Leddige et al (US Patent No. 6144576), Dixon

Application/Control Number: 10/629,866

Art Unit: 2185

et al (US Patent No. 6081862), Doblar et al (US PGPub No. 20030043613) and Ono et al (US PGPub 20020041020).

For claim 3, the combined teachings of Abe, Leddige, Dixon and Doblar disclose the invention as per rejection of claim 2 above.

These teachings do not expressly disclose the longer length of the signal transmission line of the at least one SIMM increases the signal delay time of the at least one SIMM to further compensate for the signal delay time difference caused by the signal transmission line connected between the first and second sockets.

Ono, however, discloses that in a bus having multiple slots, the degree of influence to the waveforms that the reflected waves give at the termination greatly differs at the socket near side or at the socket far side, which makes the timing design difficult. And, as the number of the sockets increases, the length of the bus wiring becomes longer, and the wiring capacity (and equivalently, load) increases, which makes it unfit for a high speed operation. Therefore, a shorter bus wiring with a shorter distance between the sockets in addition will achieve a better characteristic (par. 0009).

Abe, Leddige, Dixon, Doblar and Ono are analogous art in that they are in the same field of endeavor, that is, improvement upon signal transmission in memory systems. It would have been obvious to a person of ordinary skill in the art at the time of the invention that a longer length of the signal transmission line of a SIMM increases the signal delay time of the SIMM to compensate for the transmission line connected between sockets because wiring between sockets increases load, and lengthening the signal transmission line of the SIMM is one method of compensating for these timing

Application/Control Number: 10/629,866

Art Unit: 2185

problems as a result of differing delay times and loads (col. 1 lines 66-67 and col. 2 lines 1-4), as taught by Dixon.

Claim 5 is rejected using the same rationale as for the rejections of claims 3 and 4 above.

Claim 6 is rejected using the same rationale as for the rejections of claim 5 above.

For claim 7, the combined teachings of Abe, Leddige, Dixon, Doblar and Ono disclose the invention as per rejection of claim 6 above.

Abe further discloses an impedance matching resistive element (wires are constructed such that they have an impedance equal or close to that of the printed circuit board, par. 0027; fig. 4, items 1111-1117, 300).

Claim 8 is rejected using the same rationale as for the rejections of claims 3 and 4 above.

Claim 9 is rejected using the same rationale as for the rejection of claim 5 above.

Claim 10 is rejected using the same rationale as for the rejection of claim 6 above.

Claim 11 is rejected using the same rationale as for the rejection of claim 7 above.

#### Contact Information

9. Any inquiries concerning this action or earlier actions from the examiner should be directed to Daniel Kim, reachable at 571-272-2742, on Mon-Fri from 8:30am-5pm. If

attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Mano Padmanabhan, is also reachable at 571-272-4210.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information from published

applications may be obtained from either Private PAIR or Public PAIR. Status

information for unpublished applications is available through Private PAIR only. For

more information about the PAIR system, see <a href="http://pair-direct.uspto.gov">http://pair-direct.uspto.gov</a>. All questions

regarding access to the Private PAIR system should be directed to the Electronic

Business Center (EBC), reachable at 866-217-9197.

4-11-06

PIERRE VITAL